COMPUTER ORGANIZATION AND ARCHITECTURE

Paper Code: 
CBCA 202
Credits: 
3
Periods/week: 
3
Max. Marks: 
100.00
Objective: 

The course will enable the students to

  1. Learn the binary arithmetic and working of various digital circuits used in computer and basic structural design.
  2. Register Transfer Language, Control Unit, CPU etc.
  3. Learn how all-arithmetic operations are done at architecture level.

 

Course Outcomes (COs):

Learning Outcome (at course level)

Learning and teaching strategies

Assessment Strategies

CO 50 Explain the working of various digital components and circuits

CO 51 Compare register transfers and micropoerations used in computer architecture

CO 52 Describe the execution of a program at the instruction level

CO 53 Explain the design of memory hierarchy for a basic computer

Approach in teaching:

Interactive Lectures, Discussion, Tutorials, Reading assignments, Demonstration

Learning activities for the students:

Self-learning assignments, Effective questions, Seminar presentation, Giving tasks

Class test, Semester end examinations, Quiz, Solving problems in tutorials, Assignments, Presentation

 

9.00
Unit I: 
Boolean Algebra and Logic Gates

Basic Gates, Basic laws of Boolean algebra, Simplification of Boolean algebra. Combinational Logic Design: Standards representation for logical expression, Minimization of logical functions in terms of Maxterm and Minterm, Simplifications of Boolean equations using K-maps, don’t care conditions.

9.00
Unit II: 
Arithmetic Circuits

Arithmetic Circuits: Half Adder, Full Adder, Half Subtractor, Full Subtractor, Parallel Binary Adder (IC 7483), Parallel binary Subtractor, Parallel binary adder/Subtractor. Multiplexers (74151/74150), De-Multiplexers (74154), decoders (74139/74154/7445), encoders (Octal to binary, decimal to BCD, priority), BCD to Seven segment decoder.

Sequential Logic: Sequential circuits: Flip-flops, S-R, D, J-K, T, Clocked Flip-flop, Race around condition, Master slave Flip-Flop (truth tables, working)

9.00
Unit III: 
Overview of Register Transfer and Micro operations

Register Transfer Language, Register transfer, Bus and Memory transfer, Arithmetic Micro-operations, Logic Micro-operations, Shift Micro-operations, Arithmetic Logic Shift Unit.

9.00
Unit IV: 
Basic Computer Organization and Design

Instruction Codes, Computer Registers: Common bus system; Computer Instructions: Instruction formats; Instruction Cycle: Fetch and Decode, Flowchart for Instruction cycle; Register reference instructions. I/O & Interrupt, types of Interrupts, Interrupt cycle. Central Processing Unit: Introduction, General Register Organization, Stack Organization: Register stack, Memory stack; Instruction Formats, Addressing Modes.

9.00
Unit V: 
Memory Organization

Memory Hierarchy, Main Memory, Auxiliary Memory, Associative Memory, Cache Memory, Virtual Memory. Multiprocessors: Characteristics of multi-processors inter connection structure; inter processor arbitration, inter-processor communication and synchronization.

ESSENTIAL READINGS: 
  1. Morris Mano, “Computer System Architecture”, 3rd Edition, Prentice-Hall of India Private Limited, 1999.
  2. R. P. Jain, “Modern Digital Electronics”, Mc Graw Hill Publising Company limited.
  3. S. Salivahanan & S. Arivyhgan, “Digital circuits and design”, Vikas Publishing house Pvt.Ltd.
  4. V.K. Mehta, “Principles of Electronics”, Fifth Edition, S. Chand & Co.
REFERENCES: 
  1. William Stallings, “Computer Organization and Architecture”, 4th Edition, Prentice Hall of India Private Limited, 2001.
  2. Malvino, Brown, “Digital Computer Electronics: An Introduction to Microcomputers”, 3rd edition, McGraw Hill, 1993.
  3. Moris Mano, “Digital Logic and Computer Design”, PHI Publications, 2002.
  4. Malvino Leach, "Digital Principles and Application", Mc Graw Hill Publications.
  5. Malvino, “Digital Computer Electronics”, Mc Graw Hill Publications.
Academic Year: 
2020-21
  • Printer-friendly version